Regviz

Silicon Labs /EFR32BG24A010F1024IM40 /EUSART0_NS /CMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CMD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/EUART0_NS/CMD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXEN)RXEN 0 (RXDIS)RXDIS 0 (TXEN)TXEN 0 (TXDIS)TXDIS 0 (RXBLOCKEN)RXBLOCKEN 0 (RXBLOCKDIS)RXBLOCKDIS 0 (TXTRIEN)TXTRIEN 0 (TXTRIDIS)TXTRIDIS 0 (CLEARTX)CLEARTX

Description

No Description

Fields

RXEN

Receiver Enable
RXDIS

Receiver Disable
TXEN

Transmitter Enable
TXDIS

Transmitter Disable
RXBLOCKEN

Receiver Block Enable
RXBLOCKDIS

Receiver Block Disable
TXTRIEN

Transmitter Tristate Enable
TXTRIDIS

Transmitter Tristate Disable
CLEARTX

Clear TX FIFO

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data